ijece-202605192320260519231852CMV Verlagkhoffmann@cmv-verlag.comCMV VerlagNashriyyah -i Muhandisi -i Barq va Muhandisi -i Kampyutar -i Iranijece168237458252019172RezaRoohghalandariHatamehMosanaei Booranis.bayat sarmadi82520198910410.66224/ijece.28608.17.2.89http://ijece.org/en/Article/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608http://ijece.org/en/Article/Download/28608[1] E. Wenger and M. Hutter, "Exploring the design space of prime field vs. binary field ECC-hardware implementations," in Proc. Nordic Conf. on Secure IT Systems, pp. 256-271, Tallinn, Estonia, 26-28 Oct. 2011. [2] J. P. Deschamps, J. L. Imana, and G. D. Sutter, Hardware Implementation of Finite-Field Arithmetic, New York: McGraw- Hill, 2009. [3] Q. Liao, "The Gaussian normal basis and its trace basis over finite fields," Number Theory, vol. 132, no. 7, pp. 1507-1518, Jul. 2007. [4] A. Brauer, "On addition chains," Bulletin of the American Mathematical Society, vol. 45, no. 10, pp. 736-739, 1939. [5] D. E. Knuth, The Art of Computer Programming: Sorting and Searching: Volume 3, 1973. [6] P. L. Montgomery, "Modular multiplication without trial division," Mathematics of Computation, vol. 44, no. 170, pp. 519-521, Dec. 1985. [7] A. A. Gutub, A. F. Tenca, and C. K. Koc, "Scalable VLSI architecture for GF(p) montgomery modular inverse computation," in Proc. of IEEE Computer Society Annual Symp.on VLSI, pp. 53-58, Pittsburgh, PA, USA, 25-26 Apr. 2002. [8] A. Daly, W. Marnane, T. Kerins, and E. Popovici, "Fast modular division for application in ECC on reconfigurable logic," Lecture Notes in Computer Science, pp. 786-795, Sept. 2003. [9] J. Bucek and R. Lorencz, "Comparing subtraction-free and traditional AMI," in Proc. of 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS'06, pp. 95-97, Prague, Czech Republic, 18-21 Apr. 2006. [10] R. P. Brent and H. T. Kung, "Systolic VLSI arrays for polynomial GCD computation," IEEE Trans. on Computers, vol. 33, no. 8, pp. 731-736, Aug. 1984. [11] H. T. Kung, "Why systolic arrays?" Computer, vol. 15, pp. 37-46, Jan. 1982. [12] J. Stein, "Computational problems associated with Racah Algebra," J. of Computational Physics, vol. 1, no. 3, pp. 397-405, Feb. 1967. [13] C. H. Wu, C. M. Wu, M. D. Shieh, and Y. T. Hwang, "High-speed, low complexity systolic designs of novel iterative division algorithms in GF (2m)," IEEE Trans. on Computers, vol. 53, no. 3, pp. 375-380, Mar. 2004. [14] H. Brunner, A. Curiger, and M. Hofstette, "On computing multiplicative inverses in GF (2m)," IEEE Trans. on Computers, vol. 42, no. 8, pp. 1010-1015, Aug. 1993. [15] J. H. Guo and C. L. Wang, "Systolic array implementation of Euclid's algorithm for inversion and division in GF (2m)," IEEE Trans. on Computers, vol. 47, no. 10, pp. 1161-1167, May 1998. [16] Z. Yan and D. B. Sarwate, "High-speed systolic architectures for finite field inversion," Integration: The VLSI J., vol. 38, no. 3, pp. 383-398, Jan. 2005. [17] M. Mozaffari-Kermani, R. Azarderakhsh, C. Y. Lee, and S. Bayat-Sarmadi, "Reliable concurrent error detection architectures for extended euclidean-based division over GF (2m)," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 5, pp. 995-1003, May 2014. [18] S. Kim, N. S. Chang, C. H. Kim, Y. H. Park, and J. Lim, "A fast inversion algorithm and low-complexity architecture over GF (2m)," In: Hao Y. et al. (eds) Computational Intelligence and Security, CIS'05, 8 pp., Lecture Notes in Computer Science, vol 3802. Springer, Berlin, Heidelberg ,2005. [19] Z. Yan, D. V. Sarwate, and Z. Liu, "Hardware-efficient systolic architectures for inversions in GF (2m)," IEE Proceedings-Computers and Digital Techniques., vol. 145, no. 4, pp. 272-278, Jul. 1998. [20] Z. Yan, "Digit-serial systolic architectures for inversions over GF (2m)," in Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 77-82, Banff, Canada, 2-4 Oct. 2006. [21] A. K. Daneshbeh and M. A. Hasan, "A class of unidirectional bitserial systolic architectures for multiplicative inversion and division over GF (2m)," IEEE Trans. Computer, vol. 54, no. 3, pp. 370-380, Mar. 2005. [22] J. H. Guo and C. L. Wang, "Bit-serial systolic array implementation of Euclid's algorithm for inversion and division in GF (2m)," in Proc. of Technical Papers. Int. Symp. on VLSI Technology, Systems, and Applications, pp. 113-117, Taipei, Taiwan, 3-5 Jun. 1997. [23] J. Fan, L. Batina, and I. Verbauwhede, "Design and design methods for unified multiplier and inverter and its application for HECC," Integration, VLSI J., vol. 44, no. 4, pp. 280-289, Sept. 2011. [24] K. Kobayashi and N. Takagi, "Fast hardware algorithm for division in G (2m) based on the extended euclid's algorithm with parallelization of modular reductions," IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 56, no. 8, pp. 644-648, Aug. 2009. [25] A. Ibrahim, T. F. Al-Somani, and F. Gebali, "New systolic array architecture for finite field inversion," Canadian J. of Electrical and Computer Engineering, vol. 40, no. 1, pp. 23-30, Winter 2017. [26] C. C. Wang, et al., "VLSI architectures for computers multiplications and inverses in GF (2m)," IEEE Trans. on Computers, vol. 34, no. 8, pp. 709-717, Aug. 1985. [27] T. Itoh and S. Tsujii, "A fast algorithm for computing multiplicative inverses in GF (2m) using normal bases," Information and Computation, vol. 78, no. 3, pp. 171-177, Sept. 1988. [28] N. Takagi, "A fast algorithm for multiplicative inversion in GF (2m) using normal basis," IEEE Trans. on Computers, vol. 42, no. 9, pp. 1141-1146, May 1993. [29] V. Dimitrov and K. Jarvinen, "Another look at inversions over binary fields," in Proc. IEEE Symp. on Computer Arithmetic, ARITH’13, pp. 211-218, Austin, TX, USA, 7-10 Apr. 2013. [30] R. Azarderakhsh and A. Reyhani-Masoleh, "Low-complexity multiplier architectures for single and hybrid-double multiplications in Gaussian normal bases," IEEE Trans. on Computers, vol. 62, no. 4, pp. 744-757, Apr. 2013. [31] R. Azarderakhsh, K. Jarvinen, and V. Dimitrov, "Fast inversion in GF (2m) with normal basis using hybrid-double multipliers," IEEE Trans. on Computers, vol. 63, no. 4, pp. 1041-1047, Apr. 2014. [32] J. Hu, W. Guo, J. Wei, and R. C. Cheung, "Fast and generic inversion architectures over GF (2m) using modified Itoh-Tsujii algorithms," IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 62, no. 4, pp. 367-371, Apr. 2015. [33] K. Jarvinen, V. Dimitrov, and R. Azarderakhsh, "A generalization of addition chains and fast inversions in binary fields," IEEE Trans. on Computers, vol. 64, no. 9, pp. 2421-2432, Sept. 2015. [34] M. Nocker, Data Structures for Parallel Exponentiation in Finite Fields, Ph.D Diss., 2001. [35] B. Rashidi, "High-speed hardware implementation of Gaussian normal basis inversion algorithm over F2m," Microelectronics J., vol. 63, pp. 138-147, May 2017. [36] J. Guajardo and C. Paar, "Itoh-Tsujii inversion in standard basis and its application in cryptography and codes," Designs, Codes and Cryptography, vol. 25, no. 2, pp. 207-216, Nov. 2002. [37] F. Rodriguez-Henriquez, N. Cruz-Cortes, and N. A. Saqib, "A fast implementation of multiplicative inversion over GF (2m)," in Proc. Int. Conf. on Information Technology: Coding and Computers, ITCC’05, vol. 1, pp. 574-579, Covtat, Croatia, 20-23 Jun. 2005. [38] F. Rodriguez-Henriquez, G. Morales-Luna, N. A. Saqib, and N. Cruz-Cortes, "Parallel Itoh-Tsujii multiplicative inversion algorithm for a special class of trinomials," Designs, Codes and Cryptography, vol. 45, no. 1, pp. 19-37, Jan. 2007. [39] C. Rebeiro, S. S. Roy, S. S. Reddy, and D. Mukhopadhyay, "Revisiting the Itoh-Tsujii inversion algorithm for FPGA platforms," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 8, pp. 1508-1512, Aug. 2011. [40] V. R. Venkatasubramani, N. Murali, and S. Rajaram, "An improved quad Itoh-Tsujii algorithm for FPGAs," IEICE Electronics Express, vol. 10, no. 18, 10 pp., Article -20130612, Jan. 2013. [41] S. S. Roy, C. Rebeiro, and D. Mukhopadhyay, "Theoretical modeling of the Itoh-Tsujii inversion algorithm for enhanced performance on k-LUT based FPGAs," in Proc.Design, Automation and Test in Europe Conf. and Exhibition, DATE’16, 6 pp., Grenoble, France, 14-18 Mar. 2011. [42] S. S. Roy, C. Rebeiro, and D. Mukhopadhyay, "Generalized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs," Integration, The VLSI J., vol. 45, no. 3, pp. 307-315, Jun. 2012. [43] L. Parrilla, A. Lloris, E. Castillo, and A. Garcia, "Minimum-clock-cycle Itoh-Tsujii algorithm hardware implementation for cryptography applications over GF (2m) fields," Electronics Letters, vol. 48, no. 18, pp. 1126-1128, Aug. 2012. [44] L. Li and S. Li, "Fast inversion in GF (2m) with polynomial basis using optimal addition chains," in Proc. IEEE Int Symp. in Circuits and Systems, ISCAS’17, 4 pp., Baltimore, MD, USA, 28-31 May 2017. [45] J. Maitin-Shepard, "Optimal software-implemented Itoh-Tsujii inversion for GF (2m)," Designs, Codes and Cryptography, vol. 82, no. 2, pp. 301-318, Aug. 2017. [46] F. Rodriguez-Henriquez, N. A. Saqib, A. D. Perez, and C. K. Koc, Cryptographic Algorithms on Reconfigurable Hardware, Springer-Verlag US, 2007. [47] J. Li, Z. Li, C. Xue, J. Zhang, W. Gao, and S. Cao, "A fast modular inversion FPGA implementation over GF (2m) using modified x2n unit," in Proc. IEEE Int. Symp. on Circuits and Systems, ISCAS'18, 5 pp., Florence, Italy, 27-30 2018. [48] G. M. de Dormale and J. J. Quisquater, "High-speed hardware implementations of elliptic curve cryptography: a survey," J. of Systems Architecture, vol. 53, no. 2-3, pp. 72-84, Feb./Mar. 2007. [49] B. Vallee, "Dynamics of the binary Euclidean algorithm: functional analysis and operators," Algorithmic, vol. 22, no. 4, pp. 660-685, Mar. 1998. [50] A. Akhavi and B. Vallee, "Average bit-complexity of Euclidean algorithms," in Proc. Int. Colloquium on Automata, Languages, and Programming, pp. 373-387, Ceneva, Switzerland, 14-21 Jul. 2000. [51] H. Mahdizadeh and M. Masoumi, "Novel architecture for efficient FPGA implementation of elliptic curve cryptographic processor over GF (2163)," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 12, pp. 2330-2333, Dec. 2013. [52] N. Takagi, "A VLSI algorithm for modular division based on the binary GCD algorithm," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E81-A, no. 5, pp. 724-728, 1998. [53] L. A. Tawalbeh, A. F. Tenca, S. Park, and C. K. Koc, "A dual-field modular division algorithm and architecture for application specific hardware," in Proc. IEEE the 38th Asilomar on Signals, Systems and Computers Conf., vol. 1, pp. 483-487, Nov. 2004. [54] A. Mrabet, N. El-Mrabet, B. Bouallegue, S. Mesnager, and M. Machhout, "An efficient and scalable modular inversion/division for public key cryptosystems," in Proc. Int. Conf. on Engineering & MIS, ICEMIS’17, 6 pp., Astana, Kazakhstan, 6-8 Jun. 2017. [55] E. Savas and C. K. Koc, "Montgomery inversion," J. of Cryptographic Engineering, vol. 8, no. 3, pp. 201-210, Apr. 2018. [56] J. W. Bos, "Constant time modular inversion," J. of Cryptographic Engineering, vol. 4, no. 4, pp. 275-281, Aug.. 2014. [57] D. J. Bernstein, "Curve25519: new Diffie-Hellman speed records," in Proc. Int. Workshop on Public Key Cryptography, pp. 207-228, New York, NY, USA, 5-7 Nov. 2006.FATEMEH ZAHRAGHAZIZADEHsh.Vafadar825201910511610.66224/ijece.28609.17.2.105http://ijece.org/en/Article/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609http://ijece.org/en/Article/Download/28609[1] م. ع. سلیمانی، ف. ز. قاضی‌زاده و ش. وفادار، "قابلیت استفاده نرم‌افزارهاي تلفن همراه: رویکردي کمّی در ارزیابی،" مجموعه مقالات بیست و سومین کنفرانس انجمن کامپیوتر، 6 صص. 72-67، اسفند 1396. [2] F. Z. Ghazizadeh and S. Vafadar, "A quantitative evaluation of usability in mobile applications: an empirical study," in Proc. Int. Symp. on Computer Science and Software Engineering Conf., CSSE’17, 6 pp., Tehran, Iran, 25-27 Oct. 2017. [3] B. Shivade and M. Sharma, "Usability analyzer tool : a usability evaluation tool for android based mobile application," International Journal of Emerging Trends & Technology in Computer Science, vol. 3, no. 3, pp. 247-252, May/Jun. 2014. [4] F. Nayebi, J. Desharnais, and A. Abran, "An expert-based framework for evaluating ios application usability," in Proc. Joint Conf. of the 23rd Int. Workshop on Software Measurement and the 8th Int. Conf. on Software Process and Product Measurement, pp. 147-155, Ankara,Turkey, 23-26 Oct. 2013. [5] F. Lettner and C. Holzmann, "Usability evaluation framework: automated interface analysis for android applications," in Proc. of the 13th Int. Conf. on Computer Aided Systems Theory, Part II, pp. 560-567, LNCS vol. 6928,pp. 560-567,Springer, Berlin, Heidelberg, 2012. [6] A. Saleh, R. Bintiisamil, and N. B. Fabil, "Extension of pacmad model for usability evaluation metrics using goal question metrics (Gqm) approach," J. Theor. Appl. Inf. Technol., vol. 79, no. 1, pp. 90-100, Sept. 2015. [7] J. Heo, D. H. Ham, S. Park, C. Song, and W. C. Yoon, "A framework for evaluating the usability of mobile phones based on multi-level, hierarchical model of usability factors," Interact. Comput., vol. 21, no. 4, pp. 263-275, Aug. 2009. [8] P. Kortum and M. Sorber, "Measuring the usability of mobile applications for phones and tablets," Int. J. Human-Computer Interact., vol. 31, no. 8, pp. 518-529, Jul. 2015. [9] A. H. Kronbauer, C. A. S. Santos, and V. Vieira, "Smartphone applications usability evaluation: a hybrid model and its implementation," in: M. Winckler,P. Forbrig, R. Bernhaupt (eds) Human-Centered Software Engineering, HCSE’12. LNCS vol. 623, pp. 146-163, Springer, Berlin, Heidelberg, 2012. [10] F. Lettner and C. Holzmann, "Automated and unsupervised user interaction logging as basis for usability evaluation of mobile applications," in Proc. of the 10th Int.Conf. on Advances in Mobile Computing & Multimedia, pp. 118-127, Bali, Indonesia, 3-5 Dec. 2012. [11] W. Kluth, K. H. Krempels, and C. Samsel, "Automated usability testing for mobile applications," in Proc. of the 10th Int. Conf. on Web Information Systems and Technologies, WEBIST’14, vol. 2, pp. 149-156, Barcelona, Spain, 3-3 Apr. 2014. [12] X. Ma, B. Yan, G. Chen, C. Zhang, K. Huang, and J. Drury, "A toolkit for usability testing of mobile applications," in :J.Y.Zhang, J. Wilkiewicz, A. Nahapetian(eds.) Mobile Computing, Applications, and Services, MobiCASE’11, LNICST vol. 95, pp. 226-245, Springer, Berlin, Heidelberg, 2012. [13] X. Ma, et al., "Design and implementation of a toolkit for usability testing of mobile apps," Mob. Networks Appl., vol. 18, no. 1, pp. 81-97, Feb. 2013. [14] R. Duran-Saez, X. Ferre, H. Zhu, and Q. Liu, "Task analysis-based user event logging for mobile applications," in Proc. IEEE 25th Int. Requirements Engineering Conf. Workshops, REW’17, pp. 152-155, Lisbon, Portugal, 4-8 Sept. 2017. [15] K. Moumane, A. Idri, and A. Abran, "Usability evaluation of mobile applications using ISO 9241 and ISO 25062 standards," Springerplus, vol. 5, Article No. 548, Apr. 2016. [16] A. H. Kronbauer, D. Machado, and C. A. S. Santos, "Capture and analysis of interaction data for the evaluation of user experience with mobile devices," in A. Marcus (eds.) Design, User Experience, and Usability: Users and Interactions, DUXU15, LNCS vol. 9187, pp. 54-65, Springer, Cham, 2015. [17] D. Spencer, A Practical Guide to Information Architecture, Five Simple Steps, 2010. [18] L. Rosenfeld, P. Morville, and J. Arango, Information Architecture: for the Web and Beyond, 4th Ed. 2015.R.Asgarian Dehkordi H.Khosravi825201911712710.66224/ijece.28610.17.2.117http://ijece.org/en/Article/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610http://ijece.org/en/Article/Download/28610[1] M. Dubska, A. Herout, R. Juranek, and J. Sochor, "Fully automatic roadside camera calibration for traffic surveillance," IEEE Trans. on Intelligent Transportation Systems, vol. 16, no. 3, pp. 1162-1171, Jun. 2015. [2] D. N. Dawson and S. T. Birchfield, "An energy minimization approach to automatic traffic camera calibration," IEEE Trans. on Intelligent Transportation Systems, vol. 14, no. 3, pp. 1095-1108, Sep. 2013. [3] T. N. Schoepflin and D. J. Dailey, "Dynamic camera calibration of roadside traffic management cameras for vehicle speed estimation," IEEE Trans. on Intelligent Transportation Systems, vol. 4, no. 2, pp. 90-98, Jun. 2003. [4] K. Wang, H. Huang, Y. Li, and F. Y. Wang, "Research on lane-marking line based camera calibration," in Proc. of IEEE Int. Conf. on Vehicular Electronics and Safety, 6 pp. 1-6, Beijing, China, 13-15 Dec. 2007. [5] T. W. Pai, W. J. Juang, and L. J. Wang, "An adaptive windowing prediction algorithm for vehicle speed estimation," in Proc. of IEEE Intelligent Transportation Systems, ITSC'01, pp. 901-906, Oakland, CA, USA, 25-29 Aug. 2001. [6] X. C. He and N. H. C. Yung, "A novel algorithm for estimating vehicle speed from two consecutive images," in Proc. of IEEE Workshop on Applications of Computer Vision, pp. 12-12, Austin, TX, USA, 21-22 Feb. 2007. [7] F. Cathey and D. Dailey, "A novel technique to dynamically measure vehicle speed using uncalibrated roadway cameras," in Proc. Intelligent Vehicles Symp., pp. 777-782, Las Vegas, NV, USA, 6-8 Jun. 2005. [8] X. You and Y. Zheng, "An accurate and practical calibration method for roadside camera using two vanishing points," Neurocomputing, vol. 204, pp. 222-230, Sept. 2016. [9] P. Filipiak, B. Golenko, and C. Dolega, "NSGA-II based auto-calibration of automatic number plate recognition camera for vehicle speed measurement," in Proc. 19th European Conf. on Applications of Evolutionary Computation, pp. 803-818, Apr. 2016. [10] D. C. Luvizon, B. T. Nassu, and R. Minetto, "Vehicle speed estimation by license plate detection and tracking," in Proc. IEEE Int. Conf. on Acoustics, Speech and Signal Processing, ICASSP'14, pp. 6563-6567, Florence, Italy, 4-9 May 2014. [11] I. Sina, et al., "Vehicle counting and speed measurement using headlight detection," in Proc. Int. Conf. on Advanced Computer Science and Information Systems, ICACSIS'13, pp. 149-154, Bali, Indonesia, 28-29 Sept. 2013. [12] H. Eslami, A. Raie, and K. Faez, "Precise vehicle speed measurement for law enforcement applications based on calibrated camera with parallel standard patterns,"IET Computer Vision, vol. 10, no. 5, pp. 398-406, Aug. 2016. [13] M. Famouri, Z. Azimifar, and A. Wong, "A novel motion plane-based approach to vehicle speed estimation," IEEE Trans. on Intelligent Transportation Systems, vol. 20, no. 4, pp. 1237-1246, Apr. 2019. [14] س. ا. آقایان و ح. خسروی، "تخمین بلادرنگ سرعت خودرو از طریق دوربین به کمک ردیابی مرکز ثقل و پیاده‌سازی آن روی برد توسعه 4XU،" مجموعه مقالات دهمین کنفرانس بینایی ماشین و پردازش تصویر ایران، اصفهان، انجمن ماشین بینایی و پردازش تصویر ایران، 6 صص.، اصفهان، آذر 1396. [15] M. Dubsk'a, J. Sochor, and A. Herout, "Automatic camera calibration for traffic understanding," in Proc. of the British Machine Vision Conf., 12 pp., Nottingham, UK, 2014. [16] J. Sochor and A. Herout, "Unsupervised processing of vehicle appearance for automatic understanding in traffic surveillance," in Proc. Int. Conf. on Digital Image Computing: Techniques and Applications, DICTA'15, 8 pp., Adelaide, Australia, 23-25 Nov. 2015. [17] S. Kamijo, Y. Matsushita, K. Ikeuchi, and M. Sakauchi, "Traffic monitoring and accident detection at intersections," in Proc. IEEE/IEEJ/JSAI Int. Conf. on Intelligent Transportation Systems, pp. 703-708, Tokyo, Japan, 5-8 Oct. 1999. [18] Z. Zivkovic, "Improved adaptive Gaussian mixture model for background subtraction," in Proc. of the 17th Int. Conf. on Pattern Recognition, ICPR'04, vol. 2, pp. 28-31, 26-26 Aug. 2004. [19] P. D. Patil and A. D. Kumbhar, "Bilateral filter for image denoising," in Proc. Int. Conf. on Green Computing and Internet of Things, ICGCIoT'15, pp. 299-302, Noida, India, 8-10 Oct. 2015. [20] N. Otsu, "A threshold selection method from gray-level histograms," IEEE Trans. on Systems, Man, and Cybernetics, vol. 9, no. 1, pp. 62-66, Jan. 1979. [21] J. Sochor, Traffic Analysis from Video, Thesis Ph.D., Brno University of Technology, 2014. [22] پ. معلم و ر. عسگریان دهکردی، "ردیابی تصویری سریع، مطمئن و مقاوم نسبت به انسداد با کمک یک مدل تقسیم‌شده مبتنی بر لبه،" نشريه مهندسی برق و مهندسی کامپيوتر ايران، ب- مهندسي كامپيوتر ، سال 15، شماره 1، صص. 45-37، بهار 1396. [23] https://medusa.fit.vutbr.cz/traffic/research-topics/traffic-camera-calibration/automatic-camera-calibration-for-traffic-understanding-bmvc-2014/ [24] J. Sochor, R. Juranek, J. Spanhel, L. Marsik, and A. Siroky, "BrnoCompSpeed: review of traffic camera calibration and comprehensive dataset for monocular speed measurement," CoRR, 10 pp., 2017.SamiraSayedsalehiZ.Azadi Motlag825201912813610.66224/ijece.28611.17.2.128http://ijece.org/en/Article/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611http://ijece.org/en/Article/Download/28611[1] م. حاجی‌رحیمی و ا. ا. کبیر، "طراحي عملگر گسترش تصاوير دوسطحي در تكنولوژي CMOS با توان كم و سرعت بالا،" نشریه مهندسی برق و مهندسی کامپیوتر ایران، سال 6، شماره 4، صص. 278-286، زمستان 1387. [2] L. A. Ponomarenko, et al., "Chaotic Dirac billiard in graphene quantum dots." Science, vol. 320, no. 5874, pp.356-358, Apr. 2008. [3] S. Wolf, et al., "Spintronics: a spin-based electronics vision for the future," Science, vol. 294, no. 5546, pp. 1488-1495, Nov. 2001. [4] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," Nanotechnology, vol. 4, no. 1, pp. 49-57, Jan. 1993. [5] S. Lin, Y. B. Kim, and F. Lombardi, "A novel CNTFET-based ternary logic gate design," in Proc. 52nd IEEE Int. Midwest Symp. on Circuits and Systems, MWSCAS'09, pp. 435-438, Cancun, Mexico, 2-5 Aug. 2009. [6] G. Turvani, L. D'Alessandro, and M. Vacca, "Physical simulations of high speed and low power nanomagnet logic circuits," J. of Low Power Electronics and Applications, vol. 8, no. 4, pp. 37-52, Oct. 2018. [7] S. X. Hu, J. Nahas, M. T. Niemier, and A. Orlov, "Nanomagnet logic (NML)," Field-Coupled Nanocomputing: Paradigms, Progress, and Perspectives, vol. 8280, pp. 21-32, May 2014. [8] A. Imre, G. Csaba, L. Ji, A. Orlov, G. Bernstein, and W. Porod, "Majority logic gate for magnetic quantum-dot cellular automata," Science, vol. 311, no. 5758, pp. 205-208, Jan. 2006. [9] M. Niemier, et al., "Clocking structures and power analysis for nanomagnet-based logic devices," in Proc. of the Int. Symp. on Low Power Electronics and Design, pp. 26-31, Portland, OR, USA, 27-29 Aug. 2007. [10] R. Cowburn and M. Welland, "Room temperature magnetic quantum cellular automata," Science, vol. 287, no. 5457, pp. 1466-1468, Feb. 2000. [11] A. Orlov, A. Imre, G. Csaba, L. Ji, W. Porod, and G. Bernstein, "Magnetic quantum-dot cellular automata: recent developments and prospects," J. of Nanoelectronics and Optoelectronics, vol. 3, no. 1, pp. 55-68, Mar. 2008. [12] T. R. Soares, I. F. Silva, L. G. Melo, and O. P. V. Neto, "A new methodology for design and simulation of NML circuits," in Proc. IEEE 7th Latin American Symp. on Circuits & Systems, LASCAS'16, pp. 259-262, Florianopolis, Brazil, 28 Feb.-2 Mar. 2016. [13] X. Yang, L. Cai, and Q. Kang, "Magnetic quantum cellular automata-based logic computation structure: a full-adder study," J. of Computational and Theoretical Nanoscience, vol. 9, no. 4, pp. 621-625, Apr. 2012. [14] B. Zhang, X. Yang, Z. Wang, and M. Zhang, "Innovative orderly programmable in-plane majority gates using trapezoid shape nanomagnet logic devices," Micro & Nano Letters, vol. 9, no. 5, pp. 359-362, May 2014. [15] T. R. Soares, J. G. N. Rahmeier, V. C. De Lima, L. Lascasas, L. G. C. Melo, and O. P. V. Neto, "NMLSim: a nanomagnetic logic (NML) circuit designer and simulation tool," J. of Computational Electronics, vol. 17, no. 3, pp. 1370-1381, Sept. 2018. [16] J. Kiermaier, S. Breitkreutz, X. Ju, G. Csaba, D. Schmitt-Landsiedel, and M. Becherer, "Field-coupled computing: investigating the properties of ferromagnetic nanodots," Solid-State Electronics, vol. 65, pp. 240-245, Nov. 2011. [17] J. F. Pulecio and S. Bhanja, "Magnetic cellular automata coplanar cross wire systems," J. of Applied Physics, vol. 107, no. 3, Article ID 034308, Feb. 2010. [18] S. Breitkreutz, et al., "Experimental demonstration of a 1-bit full adder in perpendicular nanomagnetic logic," IEEE Trans. on Magnetics, vol. 49, no. 7, pp. 4464-4467, Jul. 2013. [19] C. Vieu, et al., "Modifications of magnetic properties of Pt/Co/Pt thin layers by focused gallium ion beam irradiation," J. of Applied Physics, vol. 91, no. 5, pp. 3103-3110, Mar. 2002. [20] S. Breitkreutz, J. Kiermaier, S. Vijay Karthik, G. Csaba, D. Schmitt-Landsiedel, and M. Becherer, "Controlled reversal of Co/Pt dots for nanomagnetic logic applications," J. of Applied Physics, vol. 111, no. 7, Article ID 07A715, Apr. 2012. [21] S. Breitkreutz, J. Kiermaier, X. Ju, G. Csaba, D. Schmitt-Landsiedel, and M. Becherer, "Nanomagnetic logic: demonstration of directed signal flow for field-coupled computing devices," in Proc. IEEE Proceedings of the European Solid-State Device Research Conf., ESSDERC'11, pp. 323-326, Helsinki, Finland, 12-16 Sept. 2011. [22] M. Vacca, et al., "Electric clock for nanomagnet logic circuits," Field-Coupled Nanocomputing, vol. 8280, pp. 73-110, Jun. 2014. [23] X. Ju, M. T. Niemier, M. Becherer, W. Porod, P. Lugli, and G. J. I. T. O. N. Csaba, "Systolic pattern matching hardware with out-of-plane nanomagnet logic devices," IEEE Trans. on Nanotechnology, vol. 12, no. 3, pp. 399-407, Mar. 2013. [24] I. Eichwald, et al., "Nanomagnetic logic: error-free, directed signal transmission by an inverter chain," IEEE Trans. on Magnetics, vol. 48, no. 11, pp. 4332-4335, Oct. 2012. [25] A. Orlov, et al., "Magnetic quantum-dot cellular automata: recent developments and prospects," Journal of Nanoelectronics and Optoelectronics, vol. 3, no. 1, pp. 55-68, Mar. 2008. [26] E. Varga, M. T. Niemier, G. Csaba, G. H. Bernstein, and W. Porod, "Experimental realization of a nanomagnet full adder using slanted-edge magnets," IEEE Trans. on Magnetics, vol. 49, no. 7, pp. 4452-4455, Jul. 2013. [27] F. Riente, U. Garlando, G. Turvani, M. Vacca, M. R. Roch, and M. Graziano, "MagCAD: tool for the design of 3-D magnetic circuits," IEEE J. on Exploratory Solid-State Computational Devices and Circuits, vol. 3, pp. 65-73, Sept. 2017. [28] U. Garlando and F. Riente, "ToPoliNano & MagCAD: a complete framework for design and simulation of digital circuits based on emerging technologies," in Proc. IEEE 15th Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD'18, pp. 153-156, Jul. 2018. [29] A. Papp, et al., "Threshold gate-based circuits from nanomagnetic logic," IEEE Trans. on Nanotechnology, vol. 13, no. 5, pp. 990-996, Sept. 2014. [30] S. Breitkreutz, et al., "Experimental demonstration of a 1-bit full adder in perpendicular nanomagnetic logic," IEEE Trans. on Magnetics, vol. 49, no. 7, pp. 4464-4467, Jul. 2013.P.Zakian R.Niaraki Asli825201913714410.66224/ijece.28612.17.2.137http://ijece.org/en/Article/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612http://ijece.org/en/Article/Download/28612[1] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th Ed., Pearson Education, 2010. [2] S. Ahlawat and J. T. Tudu, "On minimization of test power through modified scan flip-flop," in Proc. 20th Int. Symp. on VLSI Design and Test, VDAT'16, 6 pp., Guwahati, India, 24-27 May 2016. [3] M. Naeini, S. Dass, and C. Ooi, "The design and implementation of a low-power gating scan element in 32/28 nm CMOS technology," J. of Low Power Electronics and Applications, vol. 7, no. 2, Article 7, Apr. 2017. [4] Y. T. Lin, J. L. Huang, and X. Wen, "A transition isolation scan cell design for low shift and capture power," ," in Proc.21th IEEE Asian Test Symp., pp. 107-112, Niigata, Japan, 19-22 Nov. 2012. [5] J. C. Rau, C. L. Wu, and P. H. Wu, "An efficient algoritm to selectively gate scan cells for capture power reduction," Tamkang J. Sci. Eng., vol. 14, no. 1, pp. 39-48, 2011. [6] J. Li, Q. Xu, Y. Hu, and X. Li, "X-filling for simultaneous shift- and- capture power reduction in at-speed scan-based testing," IEEE Trans. Very Large Scale. Integr. (VLSI) Syst., vol. 18, no. 7, pp. 1081-1092, Jul. 2010. [7] S. Ahlawat, J. Tudu, A. Matrosova, and V. Singh, "A high performance scan flip-flop design for serial and mixed mode scan test," in Proc. 22nd IEEE Int. Symp. on Online Testing and Robust System Design, IOLTS’16, pp. 233-238, Sant Feliu de Guixols, Spain, 4-6 Jul. 2016. [8] X. Lin and Y. Huang, "Scan shift power reduction by freezing power sensitive scan cells," J. of Electronic Tesing, vol. 24, no. 4, pp. 327-334, Aug. 2008. [9] A. Mishra, et al., "Modified scan flip-flop for low power testing," in Proc. 19th IEEE Asian Test Symp., pp. 367-370, Shanghai, China, 1-4 Dec. 2010. [10] M. M. Naeini, S. B. Dass, C. Y. Ooi, T. Yoneda, and M. Inoue, "An integrated DFT solution for power reduction in scan test applications by low power gating scan cell," Integration, the VLSI Journal, vol. 57, Issue. C, pp. 108-124, Mar. 2017. [11] M. Mojtabavi Naeini and C. Y. Ooi, "A novel scan architecture for low power scan-based testing," VLSI Design, Article ID 264071, 13 pp., 2015. [12] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital Integerated Circuits: A Design Perspective, Pearson Education, 2003. [13] S. Ghissoni, J. B. dos Santos Martins, R. A. da Luz Reis, and J. C. Monteiro, "Analysis of power consumption using a new methodology for the capacitance modeling of complex logic gates," in Proc. 19th International Workshop on Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, pp. 297-306, Grenoble, France, 7-10 Sept. 2010.E.MahmoodiMortezaGholipour825201914515210.66224/ijece.28613.17.2.145http://ijece.org/en/Article/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613http://ijece.org/en/Article/Download/28613[1] S. Bernard, M. Belleville, J. Legat, A. Valentian, and D. Bol, "Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI," Microelectronics J., vol. 57, Issue C, pp. 76-86, Nov. 2016. [2] H. Jiang, H. Zhang, T. R. Assis, B. Narasimham, B. L. Bhuva, W. T. Holman, and L. W. Massengill, "Single-event performance of sense-amplifier based flip-flop design in a 16-nm bulk FinFET CMOS process," IEEE Trans. on Nuclear Science, vol. 64, no. 1, pp. 477-482, Dec. 2017. [3] L. Yang, X. Zhang, Q. Zhang, M. Tan, and Y. Yu, "A high-speed small-area pixel 16×16 ISFET array design using 0.35-μm CMOS process," Microelectronics J., vol. 79, pp. 107-112, Sept. 2018. [4] Y. Li, L. Chen, I. Nofal, M. Chen, and R. Wong, "Modeling and analysis of single-event transient sensitivity of a 65 nm clock tree," Microelectronics Reliability, vol. 87, pp. 24-32, Aug. 2018. [5] M. Y. Tsai, P. Y. Kuo, J. F. Lin, and M. H. Sheu, "An ultra-low-power true single-phase clocking flip-flop with improved hold time variation using logic structure reduction scheme," in Proc. IEEE Int. Symp. on Circuits and Systems, ISCAS’18, 4 pp., Florence, Italy, 27-30 May 2018. [6] B. Aparna and V. Anandi, "Design of a D flip flop for optimization of power dissipation using GDI technique," in Proc. 2nd IEEE Int. Conf. on Recent Trends in Electronics, Information & Communication Technology, RTEICT’17, pp. 172-177 Bangalore, India, 19-20 May 2017. [7] H. NathSaha et al., "Performance optimization in flip flop circuit design," in Proc. IEEE 8th Annual Computing and Communication Workshop and Conf., CCWC’18, pp. 421-423, Las Vegas, NV, USA, 8-10 Jan. 2018. [8] T. Lee, D. Z. Pan, and J. S. Yang, "Clock network optimization with multibit flip-flop generation considering multicorner multimode timing constraint," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 1, pp. 245-256, Apr. 2018. [9] S. Heo and R. Krashinsky, "Activity-sensitive flip-flop and latch selection for reduced energy," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 9, pp. 1060-1064, Sept. 2007. [10] Y. T. Liu, L. Y. Chiou, and S. J. Chang, "Energy-efficient adaptive clocking dual edge sense-amplifier flip-flop," in Proc. IEEE Int. Symp. Circuits Systems, ISCAS’06, pp. 4329-4332, 21-24 May 2006. [11] P. Zhao, T. K. Darwish, and M. A. Bayoumi, "High-performance and low-power conditional discharge flip-flop," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 477-484, May 2004. [12] N. H. E. Weste and D. M. Harris, CMOS VLSI Design-a Circuits and Systems Perspective, 4th Edition, Addison-Wesley, 2015. [13] A. R. Palaniappan and L. Siek, "Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop," Electronics Letters, vol. 54, no. 15, pp. 938-939, 12 Jun. 2018. [14] P. Bhattacharjee, B. Nath, and A. Majumder, "LECTOR based clock gating for low power multi-stage flip flop applications," in Proc. Int. Conf. on Electronics, Information, and Communication, ICEIC’17, pp. 106-109, Phuket, Thailand, 11-14 Jan. 2017. [15] K. Liao, X. Cui, N. Liao, and T. Wang, "Design of D flip-flops with low power-delay product based on FinFET," in Proc. 12th IEEE Int. Conf. on Solid-State and Integrated Circuit Technology, ICSICT’14, 3 pp. 1-3, Guilin, China, 28-31 Oct. 2014. [16] P. Dobriyal, K. Sharma, M. Sethi, and G. Sharma, "A high performance D-flip flop design with low power clocking system using MTCMOS technique," in Proc. 3rd IEEE Int. Advance Computing Conf., IACC’13, pp. 1524-1528, Ghaziabad, India, 22-23 Feb. 2013. [17] M. A. Sobhan Bhuiyan, A. Mahmoudbeik, T. I. Badal, M. Bin Ibne Reaz, and L. F. Rahman, "Low power D flip-flop serial in/parallel out based shift register," in Proc. Int. Conf. on Advances in Electrical, Electronic and Systems Engineering, ICAEES’16, pp. 180-184, Putrajaya, Malaysia, 14-16 Nov. 2016.‏ [18] S. D. Pyle, H. Li, and R. F. DeMara, "Compact low-power instant store and restore D flip-flop using a self-complementing spintronic device," Electronics Letters, vol. 52, no. 14, pp. 1238-1240, 26 May 2016. [19] -, Predictive Technology Model, [Online]. Available: http://ptm.asu.edu/M.Abdolrazzagh-NezhadM.Kherad825201915316010.66224/ijece.28614.17.2.153http://ijece.org/en/Article/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614http://ijece.org/en/Article/Download/28614[1] S. Roglaski, "Business intelligence: 360 insight: the intelligence challenge," DM Review Magazine, vol. 68, pp. 90-113, Jun. 2016. [2] B. H. Pilon, J. J. Murillo-Fuentes, J. P. C. L. da Costa, R. T. de Sousa Junior, and A. M. R. Serrano, "Gaussian process for regression in business intelligence: a fraud detection application," in Proc. of the 7th Int. Joint Conf. on Knowledge Discovery, Knowledge Engineering, and Knowledge Management, vol.3, pp. 39-49, Nov. 2015. [3] Q. Liu and M. Vasarhelyi, "Healthcare fraud detection: a survey and a clustering model incorporating geo-location information," in Proc. 29th World Continuous Auditing and Reporting Symp., 10, pp., Brisbane, Australia, 21-22 Nov. 2013. [4] T. Zhang, R. Ramakrishnan, and M. Livny, "BIRCH: an efficient data clustering method for very large databases," ACM Sigmod Record, vol. 25, no. 2, pp. 103-114, Jun. 1996. [5] A. Y. Lam and V. O. Li, "Chemical reaction optimization: a tutorial," Memetic Computing, vol. 4, no. 1, pp. 3-17, Mar. 2012. [6] R. M. Musal, "Two models to investigate medicare fraud within unsupervised databases," Expert Systems with Applications, vol. 37, no. 12, pp. 8628-8633, Dec. 2010. [7] S. Thiprungsri and M. A. Vasarhelyi, "Cluster analysis for anomaly detection in accounting data: an audit approach," 2011. [8] M. Tang, B. S. U. Mendis, D. W. Murray, Y. Hu, and A. Sutinen, "Unsupervised fraud detection in Medicare Australia," in Proc. of the 9th Australasian Data Mining Conf., Australian Computer Society, AusDM'11, vol. 121, pp. 103-110, Ballarat, Australia, 2011. [9] R. Ghani and M. Kumar, "Interactive learning for efficiently detecting errors in insurance claims," in Proc. of the 17th ACM SIGKDD Int Conf. on Knowledge Discovery and Data Mining, ACM, pp. 325-333, San Diego, CA, USA, 21-24 Aug. 2011. [10] T. Ekina, F. Leva, F. Ruggeri, and R. Soyer, "Application of bayesian methods in detection of healthcare fraud," Chemical Engineering Trans., vol. 33, pp. 151-156, Sept. 2013. [11] C. Ngufor and J. Wojtusiak, "Unsupervised labeling of data for supervised learning and its application to medical claims prediction," Computer Science, vol. 14, no. 2, p. 191-214, 2013. [12] V. Rawte and G. Anuradha, "Fraud detection in health insurance using data mining techniques," in Proc. IEEE Int. Conf. on Communication, Information & Computing Technology, ICCICT’15, 5 pp., Mumbai, India, 15-17 Jan. 2015. [13] M. E. Johnson and N. Nagarur, "Multi-stage methodology to detect health insurance claim fraud," Health Care Management Science, vol. 19, no. 3, pp. 249-260, Sept. 2016. [14] H. Peng and M. You, "The health care fraud detection using the pharmacopoeia spectrum tree and neural network analytic contribution hierarchy process," in Proc. IEEE Trustcom/BigDataSE/ISPA, , pp. 2006-2011, Tianjin, China, 23-26 Aug. 2016. [15] A. Gangopadhyay and S. Chen, "Health care fraud detection with community detection algorithms," in Proc. IEEE Int. Conf. on Smart Computing, SMARTCOMP’16, 5 pp., St. Louis, MO, USA, 18-20 May 2016. [16] S. G. Fashoto, et al., "Development of improved k-means clustering to partition health insurance claims," Annals. Computer Science Series, vol. 14, no. 1, pp. 51-58, 2016. [17] H. Ahmadinejad, A. Norouzi, A. Ahmadi, and A. Yousefi, "Distance based model to detect healthcare insurance fraud within unsupervised database," Indian J. of Science and Technology, Indian J. of Science and Technology, vol. 9, no. 43, pp. 1-6, Nov. 2016. [18] J. Wu, R. Zhang, X. Shang, and F. Chu, "Medical insurance fraud recognition based on improved outlier detection algorithm," in Proc. 2nd Int. Conf. on Artificial Intelligence and Engineering Applications, AIEA'17, pp. 765-772, Guilin, China, 23-24 Sept. 2017. [19] H. Cao and R. Zhang, "Using PCA to improve the detection of medical insurance fraud in SOFM neural networks," in Proc. of the 3rd Int. Conf. on Management Engineering, Software Engineering and Service Sciences, pp. 117-122, Wuhan, China, 12-14 Jan. 2019. [20] T. Ekin, F. Ieva, F. Ruggeri, and R. Soyer, "Statistical medical fraud assessment: exposition to an emerging field," International Statistical Review, vol. 86, no. 3, pp. 379-402, May 2018. [21] M. H. Soleymani, M. Yaseri, F. Farzadfar, A. Mohammadpour, F. Sharifi, and M. J. Kabir, "Detecting medical prescriptions suspected of fraud using an unsupervised data mining algorithm," DARU J. of Pharmaceutical Sciences, vol. 26, no. 2, pp. 209-214, Dec. 2018. [22] D. S. Vijayarani and M. P. Jothi, "Hierarchical and partitioning clustering algorithms for detecting outliers in data streams," International J. of Advanced Research in Computer and Communication Engineering, vol. 3, no. 4, pp. 6205-6207, Apr. 2014. [23] C. A. Ralanamahatana, J. Lin, D. Gunopulos, E. Keogh, M. Vlachos, and G. Das, "Mining Time Series Data," in Data Mining and Knowledge Discovery Handbook: Springer, pp. 1069-1103, 2005. [24] م. اسماعیلی، داده‌کاوی و مفاهیم آن، ناشر نياز دانش، 1394 1394. [25] D. O. H. H. Services. Heart Attack Payment - Hospital [Online]. Available: https://catalog.data.gov/dataset/heart-attack-payment-hospital. [26] S. Firdaus and M. A. Uddin, "A survey on clustering algorithms and complexity analysis," International J. of Computer Science Issues, vol. 12, no. 2, pp. 62-85, Mar. 2015.aminrezaeipanahhesamvaghebin825201916116610.66224/ijece.28615.17.2.161http://ijece.org/en/Article/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615http://ijece.org/en/Article/Download/28615[1] A. G. Freifeld, et al., "Clinical practice guideline for the use of antimicrobial agents in neutropenic patients with cancer: 2010 update by the Infectious Diseases Society of America," Clinical Infectious Diseases, vol. 52, no. 4, pp. 56-93, Feb. 2011. [2] K. J. Cios and G. W. Moore, "Uniqueness of medical data mining," Artificial Intelligence in Medicine, vol. 26, no. 1, pp. 1-24, Sept. 2002. [3] R. Shen, Y. Yang, and F. Shao, "Intelligent breast cancer prediction model using data mining techniques," in Proc.6th Int. Conf. on Intelligent Human-Machine Systems and Cybernetics, IHMSC’14, pp. 384-387, Hangzhou, China, 26-27 Aug. 2014. [4] S A. R. M. Al-shamasneh, ans U. H. B. Obaidellah, "Artificial intelligence techniques for cancer detection and classification: review study," European Scientific Journal, vol. 13, no. 3, pp. 342-370, Jan. 2017. [5] A. K. Sampath and N. Gomathi, "Probabilistic model based hybrid classifier for character recognition," International J. of Uncertainty, Fuzziness and Knowledge-Based Systems, vol. 25, no. 4, pp. 621-647, Aug. 2017. [6] م. عبدالرزاق‌نژاد، "طبقه‌بندی و شناسایی وب‌سایت‌های فیشینگ به کمک مجموعه قوانین فازی و الگوریتم اصلاح‌شده بهینه‌سازی صفحات شیب‌دار،" نشریه مهندسی برق و مهندسی کامپیوتر ایران، ب- مهندسی کامپیوتر، جلد 14، شماره 3، صص. 321-311، پاییز 1395. [7] ه. صدوقی یزدی، ع. محی‌الدینی شاهم‌آبادی‌پور و م. خادمی، "طبقه‌بند خودسازمانده هندسی مبتنی بر یادگیری فعال برای نهان‌کاوی در محیط ویدئو با صرف حداقل برچسب،" نشریه مهندسی برق و مهندسی کامپیوتر ایران، ب- مهندسی کامپیوتر، جلد 16، شماره 1، صص. 40-28، بهار 1397. [8] ز. مروج و ج. آذرخش، "شبیه‌سازی و طبقه‌بندی وقایع کیفیت توان با استفاده از شبکه عصبی،" فصلنامه مدل‌سازی در مهندسی، جلد 13، شماره 41، صص. 137-146، تابستان 1394. [9] ر. شیخ‌پور و م. آقاصرام، "انتخاب ویژگی‌های مؤثر در تشخیص سرطان سینه با استفاده از مدل‌های پارامتریک یادگیری ماشین،" فصلنامه علمي- پژوهشي بيماري‌هاي سینه، جلد 8، شماره 2، صص. 16-23، تابستان 1394. [10] ا. صادقی‌پور، ن. ا. صحراگرد، م. ر. سایبانی و ز. بهمن‌زاده، "تشخیص سرطان سینه بر اساس رویکرد ترکیبی مبتنی بر الگوریتم کرم شب‌تاب و ترکیب سیستم‌های هوشمند،" مجموعه مقالات کنفرانس بین‌المللی مهندسی، ICOAC، هنر و محیط زیست، کشور لهستان، صص. 31-24، پاییز 1393. [11] S. K. Mandal, "Performance analysis of data mining algorithms for breast cancer cell detection using Naive Bayes, logistic regression and decision tree," International J. of Engineering and Computer Science, vol. 6, no. 2, pp. 20388-20391, Feb. 2017. [12] A. Onan, "A fuzzy-rough nearest neighbor classifier combined with consistency-based subset evaluation and instance selection for automated diagnosis of breast cancer," Expert Systems with Applications, vol. 42, no. 20, pp. 6844-6852, Nov. 2015. [13] B. G. Patil and S. N. Jain, "Cancer cells detection using digital image processing methods," International J. of Latest Trends in Engineering and Technology, vol. 3, no. 4, pp. pp. 45-49, Mar.2014. [14] M. Nilashi, O. Ibrahim, H. Ahmadi, and L. Shahmoradi, "A knowledge-based system for breast cancer classification using fuzzy logic method," Telematics and Informatics, vol. 34, no. 4, pp. 133-144, Jul. 2017. [15] K. J. Wang, B. Makond, K. H. Chen, and K. M. Wang, "A hybrid classifier combining SMOTE with PSO to estimate 5-year survivability of breast cancer patients," Applied Soft Computing, vol. 20, pp. 15-24, Jul. 2016. [16] R. D. H. Devi and M. I. Devi, "Outlier detection algorithm combined with decision tree classifier for early diagnosis of breast cancer," International Journal of Advanced Engineering Technology, vol. 93, no. 2, pp. 93-98, Apr. 2016. [17] J. Diz, G. Marreiros, and A. Freitas, "Applying data mining techniques to improve breast cancer diagnosis," J. of Medical Systems, vol. 40, no. 9, pp. 203-209, Aug. 2016. [18] S. Ghosh, S. Mondal, and B. Ghosh, "A comparative study of breast cancer detection based on SVM and MLP BPN classifier," in 1st IEEE Int. Conf. on Automation, Control, Energy and Systems, ACES’14, 4 pp., Hooghy, India, 1-2 Feb. 2014. [19] K. Vaidehi and T. S. Subashini, "Breast tissue characterization using combined K-NN classifier," Indian J. of Science and Technology, vol. 8, no. 1, pp. 23-26, Jan. 2015. [20] R. Sheikhpour, M. A. Sarram, and R. Sheikhpour, "Particle swarm optimization for bandwidth determination and feature selection of kernel density estimation based classifiers in diagnosis of breast cancer," Applied Soft Computing, vol. 40, no. C, pp. 113-131, Mar. 2016. [21] F. Ahmad, N. A. M. Isa, Z. Hussain, M. K. Osman, and S. N. Sulaiman, "A GA-based feature selection and parameter optimization of an ANN in diagnosing breast cancer," Pattern Analysis and Applications, vol. 18, no. 4, pp. 861-870, Nov. 2015. [22] M. A. Hall, "Correlation-based feature selection of discrete and numeric class machine learning," in Proc. of the 17th Int.Conf. on Machine Learning, ICML'00, pp. 359-366, 29 Jun.-2 Jul. 2000. [23] J. L. J. Laredo, S. S. Nielsen, G. Danoy, P. Bouvry, and C. M. Fernandes, "Cooperative selection: improving tournament selection via altruism," in Proc. European Conf. on Evolutionary Computation in Combinatorial Optimization, pp. 85-96, Apr. 2014. [24] M. Bulmer, "The effect of selection on genetic variability," Tthe American Naturalist, vol. 105, no. 943, pp. 201-211, May 1971. [25] M. Tavallaee, N. Stakhanova, and A. A. Ghorbani, "Towards credible evaluation of anomaly based intrusion detection methods," IEEE Trans. on System, Man and Cybernetics, Part C, Applications and Reviews, vol. 40, no. 5, pp. 516-524, Sept. 2010. [26] Breast Cancer Wisconsin (Original) dataset, UCI Machine Language Repository, 1992. [27] س. زنگنه، ر. جوانمرد، ع. تپه و م. م. عبادزاده، "رویکرد ترکیبی برای کاهش ابعاد ویژگی‌های مجموعه‌های داده‌ای با استفاده از الگوریتم ترکیبی شبکه عصبی و الگوریتم ژنتیک در تشخیص پزشکی،" مجموعه مقالات سومین کنفرانس داده‌کاوی، صص. 46-36، تهران، پاييز 1388. [28] G. I. Salama, M. B. Abdelhalim, and M. A. Zeid, "Experimental comparison of classifiers for breast cancer diagnosis," in Proc. 7th IEEE Int. Conf. on Computer Engineering & Systems, ICCES’12, pp. 180-185, Cairo, Egypt, 27-29 Nov.2012.