Implementation and Comparison of 5 to 2 Compressor Circuits with Gate Diffusion Input (GDI) Technique
ابراهیم ابراهیم زاده
1
(
Urmia University
)
Amir Fathi
2
(
)
Behboud Mashoufi
3
(
Urmia University
)
Keywords: Compressor, gate diffusion input (GDI), multiplier, ripple carry adder, full adder, half adder, partial product, final adder, booth algorithm, logic gates.,
Abstract :
Compressors play an essential role in multipliers because they consume the most power and speed in the circuit. Gate Diffusion Input (GDI) technique has been used to design and implement low power circuits. This technique plays an important role in reducing power and increasing speed. The gates used to implement these compressors (GDI) show an improvement in the number of transistors used, power and speed, which can be realized by a simple comparison with CMOS static logic. In this article, some of the important structures of compressors have been implemented by the desired technique (GDI) and the obtained results have been stated. These implementations have been tested under the same conditions, and we will see an improvement in overall performance.
[1] A. Kumar, "VLSI implementation of vedic multiplier," Design and Development of Efficient Energy Systems, Ch. 2, pp. 13-30, Scrivener Publishing LLC, 2022.
[2] M. A. Ahmed, M. A. M. El-Bendary, F. Z. Amer, and S. M. Singy, "Delay optimization of 4-bit ALU designed in FS-GDI technique," in Proc. Int. Conf. on Innovative Trends in Computer Engineering, ITCE'19, pp. 534-537, Aswan, Egypt, 2-4 Feb. 2019.
[3] A. Morgenshtein, V. Yuzhaninov, A. Kovshilovsky, and A. Fish, "Full-swing gate diffusion input logic-case-study of low-power CLA adder design," Integration, vol. 47, no. 1, pp. 62-70, Jan. 2014.
[4] C. H. Chang, J. Gu, and M. Zhang, "Ultra-low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 51, no. 10, pp. 1985-1997, Oct. 2004.
[5] S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. B. Srinivas, "Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors," in Proc. 20th Int. Conf. on VLSI Design Held Jointly with 6th Int. Conf. on Embedded Systems, VLSID'07, pp. 324-329, Bangalore, India, 6-10 Jan. 2007.
[6] A. Najafi, A. Najafi, and S. Mirzakuchaki, "Low-power and high-performance 5:2 compressors," in Proc. 22nd Iranian Conf. on Electrical Engineering, ICEE'14, pp. 33-37, Tehran, Iran, 20-22 May 2014.
[7] A. Fathi, B. Mashoufi, and S. Azizian, "Very fast, high-performance 5-2 and 7-2 compressors in CMOS process for rapid parallel accumulations," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 6, pp. 1403-1412, Jun. 2020.
[8] R. Uma and P. Dhavachelvan, "Modified gate diffusion input technique: a new technique for enhancing performance in full adder circuits," Procedia Technology, vol. 6, pp. 74-81, 2012.
[9] E. Abiri, A. Darabi, and S. Salem, "Design of multiple-valued logic gates using gate-diffusion input for image processing applications," Computers & Electrical Engineering, vol. 69, pp. 142-157, 2018.